Lofton, [12] treats a problem related to the one discussed in this section: namely, the problem of the existence of a contact net realizing a truth function \( f(p_1, \ldots, p_n) \) and having, for each \( i \), at most one contact labeled \( p_i \), and at most one labeled \( \bar{p}_i \).

Bibliography

Linear-Input Logic*

ROBERT C. MINNICK†, MEMBER, IRE

Summary—Techniques are developed for the logical design of magnetic core circuits to produce arbitrary single-output combinatorial switching functions. The approach is based on the relationship of a single magnetic core circuit to a linearly separable switching function. A synthesis procedure is developed which uses a pair of logical primitives, AND with NOT and OR with NOT, which are similar to the STROKE primitive and its inverse. Procedures are developed for the synthesis of symmetric functions which require no more than the integral part of \( \lceil \frac{n}{3} \rceil \) terms, approximately half the number used in previously published procedures. The synthesis of arbitrary switching circuits is treated as a linear programming problem, and a table of all four-variable circuits is presented in which the circuit requires more than three cores.

Introduction and Notation
LINEARLY separable switching functions [1]–[8] have been studied under different names, such as linearly separable logic, linear-input logic, threshold logic, majority logic, and voting logic. The relationships of these switching functions with unate functions have been studied [2], [8]–[12]; and other papers have been published showing uses of linearly separable functions in self-organizing systems [13], [14].

* Received by the PGE, August 17, 1960; revised manuscript received, October 3, 1960. This paper is the result of work done while the author was employed by Burroughs Corp., ElectroData Div., Pasadena, Calif. Portions of this paper were delivered at the Sixth Annual Symp. on Computers and Data Processing of the Denver Res. Inst., Denver, Colo.; July 30, 1959.
1 A unate switching function is one which can be represented as a normal form in which no variable appears both negated and unnegated.

In the present paper the problem of synthesizing arbitrary combinational switching circuits using linearly separable functions is considered. This problem has been partially treated by a number of writers [1], [3]–[7], and somewhat more completely by Muroga [5]. In this form of logical design, which in the present paper is termed linear-input logic, the binary inputs to a circuit are combined in a weighted linear sense, and the resulting sum is applied to a device which has threshold and amplifying properties.

Examples of circuits to which linear-input logic can apply are:
1) Magnetic core circuits [1], [23]—The inputs are the presence or absence of currents on several wires, each of which is associated with a given number of turns on the core. The resulting magnetomotive force is the weighted sum of the input currents, with the turns representing the weights.
2) Resistor-transistor circuits [15]—The inputs are one of the two voltage levels connected to a Kirchhoff resistor-adder. The resulting voltage applied to the base of a transistor is the weighted sum of the input voltages, with the resistor conductances representing the weights.
3) Parametron circuits [16]—The inputs are sinusoidal signals having one of two standard phases. These are applied to a linear weighted summing network, such as a magnetic core, and the resulting sum is amplified.
4) **Resistor tunnel-diode circuits [17], [25]**—The inputs are one of two voltage levels connected to a Kirchhoff resister-adder in a manner very similar to that of circuit 2). The resulting voltage is applied to a network consisting essentially of two biased tunnel diodes.

5) **Multiple coil relay circuits [18]** The inputs are one of two current levels which are connected to several coils on one relay core. The resulting magnetomotive force on the relay is the weighted sum of the input currents with the weights represented as the number of turns of the coils.

Simplified drawings of circuits for these five examples appear as Figs. 1 through 5. From the figures it is evident that all of these circuits, as well as others, have similar logical properties; however, the exact application details differ in each case. For the remainder of this paper, magnetic core circuitry is assumed; however, with appropriate modifications of the constraints, the methods may be made to apply for other circuit types. No consideration is given in the present paper of such engineering problems as transient behavior and current tolerances. This should not be construed as an indication that such problems are solved or are trivial.

Let there be \( n+1 \) input variables, \( x_0, x_1, \ldots, x_n \), to a circuit for the production of a combinational switching function, \( F \), of \( n \) variables. Each of these inputs is connected to a winding of \( N_i \) turns of wire, where the sign of \( N_i \) indicates the polarity of that winding. One winding of \( N_s \) turns is associated with an input \( x_0 \) which is always true, that is, with a bias generator. Let it be assumed that a true input \((x_i = 1)\) corresponds to a current of 1, while a false input \((x_i = 0)\) corresponds to a current of 0. With these assumptions the resulting magnetomotive force of the \( n+1 \) inputs is

\[
M = \sum_{i=0}^{n} N_i x_i, \quad \text{with} \quad x_0 = 1.
\]  

Since each term in the summation is an integer, \( M \) may take on only integral values. If \( M \) exceeds some threshold value, the magnetic core is set and the function \( F = 1 \); that is, unit current is assumed to be available at the output. If \( M \) is less than this threshold, \( F = 0 \) and no current is delivered at the output. Let it be assumed that

\[
M \geq 1 \quad \text{corresponds to} \quad F = 1, \\
M \leq 0 \quad \text{corresponds to} \quad F = 0.
\]

Let each \( N_i \) be the difference of two non-negative integers.

\[
N_i = N_{i1} - N_{i0}, \quad N_{i1} \geq 0, \quad N_{i0} \geq 0,
\]

where it is assumed that only one of \( N_{i1} \) and \( N_{i0} \) is not zero. Then a linear-input circuit may be represented in a form which clearly displays the input connections:

\[
F = (N_{00}, N_{10}, x_1, N_{20}x_2, \ldots, N_{n0}x_n) \cup (N_{01}, N_{11}x_1, N_{21}x_2, \ldots, N_{n1}x_n),
\]
where for a specific circuit the terms involving an \( N_{10} = 0 \) are understood to be omitted. In the form indicated by (4) all nonzero inputs to the left of the asterisks are connected negatively, while those to the right are connected positively.

To illustrate these definitions, consider the switching function shown in Table 1. \( F \) is true for rows 0, 1, and 3 of this truth table. The switching function may therefore be represented in a notation similar to that used by Caldwell [10] as

\[
F: \sum (0, 1, 3).
\]

<table>
<thead>
<tr>
<th>State</th>
<th>( x_0 )</th>
<th>( x_1 )</th>
<th>( x_2 )</th>
<th>( F )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

TABLE 1
Three-Variable Example for which \( F: \sum (0, 1, 3) \)

A more general set of input and output thresholds is:

true input: \( x_i = I_b \),
false input: \( x_i = I_a \),
true output: \( M \geq M_a \),
false output: \( M \leq M_a \). (6)

Let the symbol \( ^\wedge \) correspond to a parameter for a circuit having the general thresholds in (6). Then (5) and (6) may be related by

\[
\hat{x}_i = I_a + (I_b - I_a)x_i, \quad \hat{M} = M_a + (M_b - M_a)M.
\]

Substituting these in (1),

\[
\frac{\hat{M} - M_a}{M_b - M_a} = \sum_{i=0}^{n} N_i \left[ \hat{x}_i - I_a \right].
\]

Rearranging and noting that \( \hat{x}_0 = I_b \),

\[
\hat{M} = M_a + A I_b N_b - A I_a \sum_{i=0}^{n} N_i + A \sum_{i=1}^{n} N_i \hat{x}_i.
\]

But (1) must hold for the general thresholds; viz.,

\[
\hat{M} = \sum_{i=0}^{n} \hat{N}_i \hat{x}_i = \hat{N}_0 I_b + \sum_{i=1}^{n} \hat{N}_i \hat{x}_i.
\]

It follows that any circuit using normalized thresholds, (5), may be transformed into one having general thresholds as follows:

\[
\hat{N}_0 = AN_0 + \frac{M_a - I_a A \sum_{i=0}^{n} N_i}{I_b - I_a},
\]

\[
\hat{N}_i = AN_i, \quad i = 1, 2, \cdots, n,
\]

where

\[
A = \frac{M_b - M_a}{I_b - I_a} \quad \text{is required to be integral.}
\]

In particular, the thresholds customarily used for parametron circuits are \( I_a = M_a = -1 \), \( I_b = M_b = 1 \). For this case (7) becomes

\[
\hat{N}_0 = N_0 - 1 + \sum_{i=0}^{n} N_i, \quad \hat{N}_i = N_i, \quad i = 1, 2, \cdots, n.
\]

It is interesting to note that for parametron circuits the algebraic sum of the turns is, from (8),

\[
\sum_{i=0}^{n} \hat{N}_i = 2 \sum_{i=0}^{n} N_i - 1
\]

which clearly is a positive or negative odd integer. Therefore, a parametron circuit produced by transforming a linear-input circuit with the thresholds of the present paper is guaranteed not to violate the known restriction that the magnetomotive force never be zero for any combination of the inputs.
Another transformation of interest is that which converts a linear-input circuit for a given function into the circuit for the inverse or Boolean complement function. This corresponds to choosing the thresholds for the inverse circuit as \( I_a = M_b = 0, \ I_b = M_a = 1 \). For this case (7) becomes

\[
\hat{N}_0 = 1 - N_0, \quad \hat{N}_i = -N_i, \quad i = 1, 2, \ldots, n.
\]  

(9)

To illustrate, the parametron circuit for the example of Table 1 is obtained from (8) as

\[
F(\text{parametron}) = (x_2', 2x_3, 1 \ast x_1).
\]

For the same example, the inverse function with normalized thresholds, (5), is obtained from (9),

\[
F' = (x_1 \ast x_2, 2x_3).
\]

### Primitive Synthesis

The problem of synthesizing linear-input circuits is: given a statement of the desired combinational switching function, a set of windings, \( N_i \), is to be found which produces the function. There is no assurance that an arbitrary function is producible with one core; indeed, the function \( F = x_1x_2' + x_1x_3 \) requires two cores. Therefore, the question naturally arises of the possibility of producing an arbitrary combinational switching function with linear-input circuits. This question may be answered affirmatively; in fact, any function may be generated in one of a number of ways. Four such techniques will now be developed.

It is well known [20] that an arbitrary combinational switching function of \( n \) variables may be specified by choosing values for the \( 2^n \) binary constants \( f_i \) in four equivalent forms,

\[
F = \sum_{i=0}^{2^n-1} f_i p_i = \prod_{i=0}^{2^n-1} (f_i' + p_i') = \sum_{i=0}^{2^n-1} (f_i' + p_i')' = \prod_{i=0}^{2^n-1} (f_i + p_i)',
\]

(10)

where

\[
p_0 = x_n'x_{n-1}' \cdots x_2'x_1',
p_0' = x_n + x_{n-1} + \cdots + x_2 + x_1,
p_1 = x_n'x_{n-1}' \cdots x_2x_1,
p_1' = x_n + x_{n-1} + \cdots + x_2 + x_1',
\]

\[
p_{2^n-1} = x_n'x_{n-1}' \cdots x_2x_1,
p_{2^n-1}' = x_n' + x_{n-1}' + \cdots + x_2' + x_1'.
\]

Each of the four alternative forms for a switching function, (10), involves the application of one or both of the following fundamental functions, termed 'primitive functions:

AND with NOT \( F_a = x_1'x_2' \cdots x_p'v_{p+1}'v_{p+2}' \cdots v_{p+q} \),

OR with NOT \( F_b = u_1 + u_2 + \cdots + u_q + u_{q+1}' + \cdots + u_{q+p}' \).

(11)

But it is easy to verify that linear-input circuits to produce these two primitive functions are

\[
F_a = (v_1, v_2, \ldots, v_p, q = 1 \ast v_{p+1}, v_{p+2}, \ldots, v_{p+q}),
\]

\[
F_b = (u_{q+1}, u_{q+2}, \ldots, u_{q+p} \ast u_1, u_2, \ldots, u_q, \hat{q}).
\]

(12)

In order to illustrate the ease of logical design using the primitive circuits of (12), consider again the example of Table 1. By appropriate manipulation, this may be put into each of the forms of (10) as follows:

\[
F = x_3'x_2' + x_3'x_1, \quad F = (x_3')(x_2' + x_1),
\]

\[
F = (x_3 + x_2)' + (x_3 + x_1)', \quad F = (x_3')(x_2x_1)'.
\]

Using (12), four equivalent linear-input circuits may be constructed for this switching function:

\[
F = [\ast (x_3, x_2 + 1), (x_3 + x_1)],
\]

\[
F = [1 \ast (x_3 \ast 1), (x_3 \ast x_1, 1)],
\]

\[
F = [(+ x_0, x_2), (x_1 + x_4, 1) \ast 2],
\]

\[
F = [x_2, (x_1 \ast x_3) \ast 1].
\]

It is seen that the first third of these circuits require three cores each, while the fourth requires two cores. Since a one-core solution is given as Fig. 6, it is clear that the most economical circuits do not necessarily result from this method of logical design. On the other hand, the use of this method is reasonably straightforward.

### Symmetric Function Synthesis

A symmetric function is a switching function which remains invariant to all permutations of the input variables. A well-known result of this definition is that a symmetric function of \( n \) variables may be described uniquely by stating its truth value for \( k \) true inputs with \( k = 0, 1, \ldots, n \). For instance, the three-variable function \( F: \sum(0, 3, 5, 6) \) is a symmetric function; and it may be described equivalently by stating that it is true for 0 or 2 true inputs.

It follows that an arbitrary symmetric function may be specified by stating the ranges of the number of true
inputs for which the function is true. Thus,

\[ F = 1 \] for \( k \) inputs true, with \( q_i \leq k \leq Q_i, \quad i = 1, 2, \ldots, r \)

(13)

where \( q_i \) and \( Q_i, \quad i = 1, 2, \ldots, r \), are known constants for any specific function. As \( k \) can assume only the \( n + 1 \) values \( 0, 1, \ldots, n \), it may be ascertained that

\[ r \leq \left[ \frac{(n + 1)/2} \right] \]

(14)

where \( \left[ \right] \) denotes "the integral part of." Procedures are given below for finding \((1 + r)\)-core linear-input circuits for \( r \)-range symmetric functions. It follows from (14) that the maximum number of cores required to produce a linear-input circuit for an arbitrary symmetric function is \( 1 + \left[ \frac{(n + 1)/2} \right] \). This is essentially half the number of cores required by Murugge [3].

It is claimed that the arbitrary symmetric function specified in (13) and (14) may be produced by either one of the following two circuits, where the symbol \( I \) stands for the inputs \( x_1, x_2, \ldots, x_n \):

\[ F_x = [c_0, c_0(Q_0 \ast I), c_0(Q_0 \ast I), \ldots, c_r(Q_r \ast I) \ast I] \]

where

\[ c_0 = q_1 - 1, \quad c_i = q_{i-1} - q_i, \quad i = 1, 2, \ldots, r - 1 \]

(15)

\[ c_r = \begin{cases} n + 1 - q_r, & \text{if } Q_r \neq n \\ 0, & \text{if } Q_r = n \end{cases} \]

\[ F_\delta = [d_0(I \ast q_0), d_1(I \ast q_2), \ldots, d_r(I \ast q_r), I \ast \delta_0] \]

where

\[ d_0 = Q_r + 1, \quad d_i = \begin{cases} Q_i + 1, & \text{if } g_i \neq 0 \\ 0, & \text{if } g_i = 0 \end{cases} \]

\[ d_i = \begin{cases} Q_i - Q_{i-1}, & \text{if } i = 1, 2, \ldots, r. \end{cases} \]

To verify (15), it is necessary to show that the function is true for \( q_i \leq k \leq Q_i \). As \( Q_{i-1} < q_i \) it follows that the subsidiary circuits \( Q_i \ast I \) are true only for \( 0 \leq i \leq j - 1 \). Therefore, the left side of (15) becomes

\[ \sum_{i=0}^{j-1} c_i = q_j - 1; \]

and as \( k \geq q_j \) of the inputs is true, the switching function is true as required. Next, it must be shown that the function is false for \( Q_{i-1} < k < q_i \). But this follows immediately in that the left side of (15) is still \( q_j - 1 \), while only \( k < q_j \) of the inputs is true. In a very similar manner, the alternative form, (16), may be verified.

Two additional circuits for arbitrary symmetric functions result by obtaining the circuits of (15) and (16) for the symmetric function which is the inverse of the one desired; the resulting circuits are inverted by (9).

It is interesting to note that a number of the examples treated in the previously cited references are symmetric functions, and more particularly alternating symmetric (or parity) functions. Therefore, it makes a useful comparison to develop a linear-input circuit which is true for (say) an odd number of true inputs. Of the several alternative circuits which result from (15) and (16) and from the application of the inversion algorithm, (9), to the even alternating symmetric function, the following is among the most economical:

\[ F = [2(1 \ast I), 2(3 \ast I), \ldots, 2\left(2\left[\frac{n}{2}\right] - 1 \ast I\right) \ast I]. \]

(17)

In particular for \( n = 3 \),

\[ F = [2(1 \ast x, y, z) \ast x, y, z]. \]

(18)

This circuit is given as Fig. 7. In this figure subscripts indicate phases, while \( S_1 \) and \( S_2 \) are shift pulses. For \( n = 4 \),

\[ F = [2(1 \ast w, x, y, z), 2(3 \ast w, x, y, z) \ast w, x, y, z]. \]

(19)

The three-variable case, (18), is treated by Wigington [4] and Lindaman [7]. The most economical result obtained by these authors, in the notation of the present paper, is

\[ F = [1 \ast x, (x \ast y, z), (x, y, z) \ast 2)], \]

which requires three cores as compared with two for (18).

Murugge [5] treats symmetric functions more systematically. His example for the odd alternating symmetric function for \( n = 4 \), after applying the inverse of the transformation given by (8), to account for the different thresholds, is

\[ F = [(1 \ast w, x, y, z), (3 \ast w, x, y, z) \ast (w, x, y, z), \]

\[ (2 \ast w, x, y, z)], \]

which requires five cores as compared with three for (19).
LINEAR PROGRAMMING SYNTHESIS

The primitive synthesis techniques developed in the second section are attractive in that any of the four methods may be readily used to synthesize an arbitrary switching function in terms of one or two primitive circuits. However, the use of primitives in some cases appears to lead to more expensive circuits than are necessary; therefore, a general synthesis procedure will now be developed which does not depend on primitive operations. This method, at least in some cases, leads to less expensive circuits than do the previous techniques.

A switching function is completely specified if its binary value is given for each of the \(2^n\) combinations of the \(n\) variables \(x_i\). From (2) it is clear that for each combination of the variables, an inequality is established on \(M\); thus, there are \(2^n\) inequalities in the \(N_{ij}\). To illustrate, consider again the example of Table I. From (1) and (3)

\[
\begin{align*}
N_{01} - N_{00} & \geq 1 \\
N_{01} + N_{11} - N_{00} - N_{10} & \geq 1 \\
N_{01} + N_{21} - N_{00} - N_{20} & \leq 0 \\
N_{01} + N_{11} + N_{21} - N_{00} - N_{10} - N_{20} & \geq 1 \\
N_{01} + N_{21} - N_{00} - N_{20} & \leq 0 \\
N_{01} + N_{11} + N_{31} - N_{00} - N_{10} - N_{30} & \leq 0 \\
N_{01} + N_{21} + N_{31} - N_{00} - N_{20} - N_{30} & \leq 0 \\
N_{01} + N_{11} + N_{21} + N_{31} - N_{00} - N_{10} - N_{20} - N_{30} & \leq 0.
\end{align*}
\]

(20)

In general, each of the \(2^n\) inequalities in the non-negative integers \(N_{ij}\) is one of two types,

\[
\begin{align*}
\sum_{i=0}^{n} N_{ia}x_i - \sum_{i=0}^{n} N_{ib}x_i & > 0 \text{ corresponds to } f_p = 1. & (21) \\
\sum_{i=0}^{n} N_{ia}x_i - \sum_{i=0}^{n} N_{ib}x_i & \leq 0 \text{ corresponds to } f_s = 0. & (22)
\end{align*}
\]

Let a set of \(2^n\) slack variables, \(N_{ak} \geq 0\), for \(k = 0, 1, \ldots, 2^n - 1\), be defined. For equations of the type of (21), let the slack variable corresponding to \(f_p\) be subtracted from the left, and for equations of the type of (22), let the slack variable corresponding to \(f_s\) be added to the left. Then values of the non-negative slack variables may always be chosen which convert (21) and (22) into equalities. For reasons which will become evident, two additional sets, each of \(2^n\) \(a\)- and \(b\)-variables, \(N_{ak} \geq 0\) and \(N_{bk} \geq 0\), for \(k = 0, 1, \ldots, 2^n - 1\), are defined. Let the \(a\)-variable corresponding to \(f_p\) be added to the left of equations of the type of (21), and let the \(b\)-variable corresponding to \(f_s\) be subtracted from the left of equations of the type of (22). Thus, (21) and (22) become

\[
\sum_{i=0}^{n} N_{ai}x_i - \sum_{i=0}^{n} N_{bi}x_i - N_{ep} + N_{ap} = 1
\]

corresponds to \(f_p = 1\), \(23\)

\[
\sum_{i=0}^{n} N_{ai}x_i - \sum_{i=0}^{n} N_{bi}x_i + N_{ek} - N_{bk} = 0
\]

corresponds to \(f_s = 0\). \(24\)

Non-negative values of the \(a\)- and \(b\)-variables may always be chosen which do not violate the equalities of (23) and (24), providing that

\[
N_{ap} \leq N_{ep} \text{ and } N_{bk} \leq N_{ek}. \quad 25
\]

While \(2^n+1\) \(a\)- and \(b\)-variables are defined, only \(2^n\) of them are used in any one problem. Therefore, for any function of \(n\) variables, (23) and (24) may be used to write \(2^n\) equalities in \(2(n+1+2^n)\) variables. Since there are more unknowns than equations, a unique solution is generally not possible, and it is of some importance to establish a criterion for choosing the best solution if any solutions exist. For this purpose, a cost function is defined as

\[
C = \sum_{i=0}^{2^n} (N_{ii} + N_{ii}) + A \sum_{i=0}^{2^n-1} N_{ai} + B \sum_{i=0}^{2^n-1} N_{bi}, \quad 26
\]

where \(A\) and \(B\) are non-negative constants. The first summation of (26) represents the total number of input turns (disregarding the polarity) on the magnetic core; clearly it is desirable to have this quantity be a minimum. Since in the process to be described at least one of \(N_{ap}\) and \(N_{ep}\) will be zero, it follows from (23) that any nonzero \(N_{ak}\) indicates that the original set of inequalities has not been completely satisfied. Similarly, any nonzero \(N_{bk}\) indicates that the original set of inequalities has not been completely satisfied. Conversely, nonzero values of \(N_{ak}\) may occur without violating (21) or (22). Thus it is desirable to minimize, and if possible to reduce to zero, the second and third summations of (26).

It is clear, therefore, that the \(2^n\) equations of the form of (23) and (24) must be solved for the \(2(n+1+2^n)\) non-negative variables in such a way as to minimize (26). Stated in this manner, the problem evidently is one of linear programming [21]. The \(a\)-variables are the artificial variables of linear programming necessary for obtaining a basic feasible solution. That is, for equations of the type of (23), \(N_{ap} - 1, N_{ep} - 0\), and the \(N_{ij}\) which occur
are chosen as zero. So, for the basic feasible solution, (26) becomes

\[ C = A \sum_{i=0}^{2^{n}-1} N_{ai}. \]

If \( A \geq n+1 \) is chosen, the cost is reduced by causing one or more of the \( N_{ai} \) to go to zero and by simultaneously causing one or more of the \( N_{ij} \) to take on nonzero values. Therefore, by following one of the known methods for solving linear programming problems, such as the simplex method, it may be possible to find a solution for which all \( a \)-variables vanish. If this is the case, the specified function may be produced with one core; the \( N_{ij} \) determine the wiring.

The details of the simplex algorithm are not given here; it is sufficient to state that the process consists of finding successive solutions, beginning with the basic feasible solution, in such a manner that in proceeding from one solution to the next, the cost cannot be increased, and may be reduced. To illustrate the operation of this algorithm, consider the example treated before and stated initially in Table I. The set of inequalities in the form of (21) and (22) is given as (20). The introduction of slack variables and \( a \)- and \( b \)-variables in the form of (23) and (24) converts (20) into

\[
\begin{align*}
N_{01} - N_{00} - N_{a0} + N_{a0} & = 1 \\
N_{01} + N_{11} - N_{00} - N_{10} - N_{01} + N_{a1} & = 1 \\
N_{11} + N_{21} - N_{00} - N_{20} - N_{12} - N_{22} & = 0 \\
N_{01} + N_{11} + N_{21} - N_{00} - N_{10} - N_{20} - N_{12} + N_{22} & = 0 \\
N_{11} + N_{21} - N_{00} - N_{10} - N_{20} + N_{12} - N_{22} & = 0 \\
N_{01} + N_{11} + N_{21} - N_{00} - N_{10} - N_{20} - N_{12} + N_{22} & = 0 \\
N_{01} + N_{11} + N_{21} + N_{31} - N_{00} - N_{10} - N_{20} - N_{12} - N_{22} & = 0 \\
N_{01} + N_{11} + N_{21} + N_{31} - N_{00} - N_{10} - N_{20} & = 0 \\
+ N_{a1} + N_{a2} & = 0 \quad (27)
\end{align*}
\]

A basic feasible solution is obtained as described previously, and is

\[ N_{a0} = N_{a1} = N_{a2} = 1, \text{ all other variables zero.} \]

Letting \( A = 100 \) and \( B = 0 \) in (26), the initial cost is \( C = 300 \). If the simplex algorithm is applied in a similar way that all \( N_{ab} = 0 \), it is found that the first two applications do not change the basic feasible solution or the cost. On the third application the nonzero variables and the cost are found to be

\[ N_{a0} = N_{a1} = N_{a4} = N_{11} = N_{a6} = 1, \quad C = 102. \]

That this solution is valid may be verified by substitution in (27). The fourth application results in no change in \( C \), while the fifth produces

\[ N_{30} = N_{a6} = 2, \quad N_{20} = N_{a4} = N_{11} = N_{a4} = N_{11} = 1, \quad C = 5. \]

At this point all \( a \)-variables have been reduced to zero, and a one-core solution has been found, namely

\[ F(2x_{2} xx 2x_{2} xx 2x_{2}, 1). \]

Situations exist for which a solution devoid of \( a \)-variables or \( b \)-variables, or both, cannot be obtained. For such cases, let an \( a \)-residue function, \( G \), be defined as a switching function which is true for those code states for which there exist nonzero \( a \)-variables at the termination of the simplex process. Similarly, a \( b \)-residue function, \( H \), is defined for the remaining \( b \)-variables. If \( G \) and \( H \) are different from the original function \( F \), the residues may be treated as separate functions by the same linear programming algorithm.

Two examples should illustrate this. First, consider the function \( F:\sum(2, 3, 4, 5) \). At the termination of the simplex process applied to this example, the nonzero variables are \( N_{20} = N_{21} = 1, N_{a4} = N_{a6} = 2 \). Therefore, the \( a \)-residue function is different, and is defined as

\[ G: \sum(4, 5). \]

Re-entering this into the simplex algorithm leads to the circuit

\[ G(2x_{2} xx 2x_{2}). \]

Therefore, the entire circuit is

\[ F(2x_{2} xx 2x_{2} xx 2x_{2}, 2x_{2}). \]

In a similar manner, the function \( f:\sum(0, 3) \) leads to \( N_{10} = N_{20} = N_{21} = 1, N_{a2} = N_{a3} = 2 \). Therefore, a \( b \)-residue function is defined and re-entered into the simplex process. The resulting circuit is

\[ F[2x_{2}, x_{1}, 2(2x_{2} xx 2x_{2} xx 2x_{2}, 2x_{2})]. \]

A program has been written for the Burroughs 220 computer for applying the simplex method to the synthesis of linear-input circuits for combinational switching functions of five and fewer variables. This program has been used to compute all distinct linear-input circuits of four variables under the transformations of inversion and permutation of the input variables, and inversion of the switching function. Following this the circuits were further simplified by a number of heuristic techniques which as yet cannot be considered to represent formal procedures. The list of the 237 distinct lin-

\[ ^{3} \text{Although linear programming techniques exist for obtaining integer solutions [24], the simplex method was chosen for its relative simplicity. It is interesting to note that except for an insignificant number of unusual cases, the simplex method produced integer solutions.} \]

\[ ^{4} \text{Credit is due to E. L. Glaser, now of the Burroughs Res. Center, who contributed extensively to the initial simplification, and to Dr. E. F. Moore, of Bell Telephone Labs., who, after the best efforts of E. L. Glaser and the author, was able to reduce some sixty three-core circuits to two-core circuits.} \]
ear-input circuits is included as Table II. In that similar tables have been published for vacuum tube [20] and for relay [22] circuits, the notation of [20] has been followed. The four input variables are chosen as \( w, x, y, \) and \( z \). The column labeled \( m \) indicates the number of true states in the truth table, while the column labeled \( f \) contains an index number for reference. The third column of Table II, labeled \( f \), indicates the true states of the truth table, and a linear-input circuit is given in the fourth column.

An examination of the table indicates that of the 237 circuits which are listed, 14 may be produced with one core, 185 with two cores, and 38 with three cores. Taking into account the number of the 65,536 functions of four variables which map into each listed function, it is found that 1880 (3 per cent) of the functions of four variables may be produced with one core, 50,284 (77 per cent) with two cores, and 13,370 (20 per cent) with three cores. An upper bound on the number of cores required to produce any switching function of four variables by more conventional techniques is known to be \( 2^{n+1} + 1 = 9 \) cores. In that the simplex algorithm leads to a one-core solution if it exists, it may be inferred that, for the assumed conditions, all one-core and two-core solutions require a minimum number of cores. The three-core circuits are not proved to be minimum.

In order to find the linear-input circuit for a four-input function not listed in Table I, the transformation procedure given in Appendix I of [20] may be used, with the following modification: if \( m > 8 \), the circuit for the inverse function is first obtained. The combined transformation is determined as explained in the reference, and this transformation is applied to the circuit found in Table II by renaming the variables in the circuit in accordance with the transformation. If a variable is inverted in this transformation, the corresponding variable together with its coefficient is moved to the opposite side of the asterisks, both in the main and in the subsidiary circuits. If a variable is moved from the left side to the right side of the asterisks, the bias is corrected by the addition of a bias on the left side having the same value as the coefficient of the moved variable. Similarly, if a variable is moved from the right side to the left side, the correction bias is added on the right side of the asterisks. If initially \( m > 8 \), and the circuit for the inverse function is obtained, the resulting circuit after application of the combined transformation is inverted by (9).

To illustrate the use of Table II, suppose a linear-input circuit is desired for the switching function,

\[
F = w(y'z + y'z' + x'y') + w'y(x' + z) + x'y'z.
\]

By conventional methods, it is easily discovered that \( m = 9 \) and \( F: \Sigma(1, 2, 3, 7, 8, 9, 10, 13, 14) \). As \( m > 8 \), the inverse function is investigated, namely \( \Sigma(0, 4, 5, 6, 11, 12, 15) \). Application of this function to Table I.1 of [20] leads to \( s = 129 \) and the combined transformation \((w, x, y, z) \rightarrow (x', w, y, z)\). The listed linear-input circuit for \( s = 129 \) is

\[
F = [w, x, y, z \ast 3(2 \ast x, y, z), 2].
\]

Applying this combined transformation,

\[
F = [w, y, z \ast 3(2 \ast w, y, z), 1].
\]

But this is the circuit for the inverse function, and therefore it must be inverted by (9). The resulting circuit is

\[
F = [x, 3(2 \ast w, y, z) \ast w, y, z].
\]

Consider finally an example which is treated by Muroga [5],

\[
F = w'x'yz + wx'y'z + wxy'z + w'x'y'z'. \quad (28)
\]

The linear-input circuit given by Muroga to produce this switching function, in the present notation and thresholds, is

\[
F = \{3 \ast [y, z \ast (w \ast x), 2] \ast (z \ast (x \ast w), y, 1), [z \ast (1 \ast w, x), (w, x \ast 1), (y, z), [y \ast 2, 1]\},
\]

requiring nine cores.

From (28), it is evident that \( m = 4 \) and \( F: \Sigma(0, 7, 9, 12) \). Applying this function to Tables I.1 and I.2 of [20], it is found that the combined transformation \((w, x, y, z) \rightarrow (y, x, z, w)\) to (28) produces a function which is listed in Table II; namely \( s = 28 \). Thus after applying the combined transformation, a two-core linear-input circuit to produce this function is found to be

\[
F = [w, 2 \ast x, y, z, 3(x, 2y, z \ast w, 1)].
\]

A magnetic core circuit for this function is given in Fig. 8.

![Fig. 8—Circuit for the four-variable function, F: Σ(0, 7, 9, 12).](image-url)

This example is given as (8) of [5], and the resulting circuit is given as Fig. 6(c). The variables have been renamed \((x_1, x_2, x_3, x_4) \rightarrow (w, x, y, z)\), and all biases have been modified by (9) of the present paper; furthermore, a presumed mistake has been corrected.
### TABLE II
All Four-Variable Combinational Linear-Input Switching Circuits

<table>
<thead>
<tr>
<th>$m$</th>
<th>$s$</th>
<th>$f_L$</th>
<th>Linear-Input Circuit</th>
<th>$m$</th>
<th>$s$</th>
<th>$f_L$</th>
<th>Linear-Input Circuit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>001</td>
<td>0</td>
<td>$w, x, y, z = 1^*$</td>
<td>6</td>
<td>001</td>
<td>0</td>
<td>$z, x, y, z = 1^*$</td>
</tr>
<tr>
<td>2</td>
<td>002</td>
<td>0, 1</td>
<td>$x, w = 1^*$</td>
<td>6</td>
<td>002</td>
<td>0, 1</td>
<td>$x, w = 1^*$</td>
</tr>
<tr>
<td>3</td>
<td>003</td>
<td>0, 1, 2</td>
<td>$2(x + y) = 1^*$</td>
<td>6</td>
<td>003</td>
<td>0, 1, 2</td>
<td>$2(x + y) = 1^*$</td>
</tr>
<tr>
<td>4</td>
<td>004</td>
<td>1, 2</td>
<td>$w = 1^*$</td>
<td>6</td>
<td>004</td>
<td>1, 2</td>
<td>$w = 1^*$</td>
</tr>
<tr>
<td>5</td>
<td>005</td>
<td>1, 2, 3</td>
<td>$3w = 1^*$</td>
<td>6</td>
<td>005</td>
<td>1, 2, 3</td>
<td>$3w = 1^*$</td>
</tr>
<tr>
<td>6</td>
<td>006</td>
<td>1, 2, 3, 4</td>
<td>$4x = 1^*$</td>
<td>6</td>
<td>006</td>
<td>1, 2, 3, 4</td>
<td>$4x = 1^*$</td>
</tr>
<tr>
<td>7</td>
<td>007</td>
<td>1, 2, 3, 4, 5</td>
<td>$5y = 1^*$</td>
<td>6</td>
<td>007</td>
<td>1, 2, 3, 4, 5</td>
<td>$5y = 1^*$</td>
</tr>
<tr>
<td>8</td>
<td>008</td>
<td>1, 2, 3, 4, 5, 6</td>
<td>$6z = 1^*$</td>
<td>6</td>
<td>008</td>
<td>1, 2, 3, 4, 5, 6</td>
<td>$6z = 1^*$</td>
</tr>
<tr>
<td>9</td>
<td>009</td>
<td>1, 2, 3, 4, 5, 6, 7</td>
<td>$7w = 1^*$</td>
<td>6</td>
<td>009</td>
<td>1, 2, 3, 4, 5, 6, 7</td>
<td>$7w = 1^*$</td>
</tr>
<tr>
<td>10</td>
<td>010</td>
<td>1, 2, 3, 4, 5, 6, 7, 8</td>
<td>$8x = 1^*$</td>
<td>6</td>
<td>010</td>
<td>1, 2, 3, 4, 5, 6, 7, 8</td>
<td>$8x = 1^*$</td>
</tr>
<tr>
<td>11</td>
<td>011</td>
<td>1, 2, 3, 4, 5, 6, 7, 8, 9</td>
<td>$9y = 1^*$</td>
<td>6</td>
<td>011</td>
<td>1, 2, 3, 4, 5, 6, 7, 8, 9</td>
<td>$9y = 1^*$</td>
</tr>
<tr>
<td>12</td>
<td>012</td>
<td>1, 2, 3, 4, 5, 6, 7, 8, 9, 10</td>
<td>$10z = 1^*$</td>
<td>6</td>
<td>012</td>
<td>1, 2, 3, 4, 5, 6, 7, 8, 9, 10</td>
<td>$10z = 1^*$</td>
</tr>
<tr>
<td>m</td>
<td>( f )</td>
<td>Linear-Input Circuit</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>---</td>
<td>---</td>
<td>---</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>( 1, 0, 1, 1, 0, 1 )</td>
<td>0, 1, 1, 1, 1, 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>( 0, 1, 1, 0, 1, 0 )</td>
<td>0, 1, 1, 0, 1, 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>( 0, 1, 0, 1, 0, 1 )</td>
<td>0, 1, 0, 1, 0, 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>( 1, 0, 1, 1, 1, 0 )</td>
<td>1, 0, 1, 1, 1, 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>( 0, 1, 0, 1, 0, 1 )</td>
<td>0, 1, 0, 1, 0, 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>( 0, 1, 1, 0, 1, 0 )</td>
<td>0, 1, 1, 0, 1, 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>( 1, 0, 1, 1, 1, 0 )</td>
<td>1, 0, 1, 1, 1, 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>( 0, 1, 0, 1, 0, 1 )</td>
<td>0, 1, 0, 1, 0, 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>m</th>
<th>( f )</th>
<th>Linear-Input Circuit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>( 0, 1, 1, 0, 1, 0 )</td>
<td>0, 1, 1, 0, 1, 0</td>
</tr>
<tr>
<td>2</td>
<td>( 1, 0, 1, 1, 1, 0 )</td>
<td>1, 0, 1, 1, 1, 0</td>
</tr>
<tr>
<td>3</td>
<td>( 0, 1, 0, 1, 0, 1 )</td>
<td>0, 1, 0, 1, 0, 1</td>
</tr>
<tr>
<td>4</td>
<td>( 1, 0, 1, 1, 1, 0 )</td>
<td>1, 0, 1, 1, 1, 0</td>
</tr>
<tr>
<td>5</td>
<td>( 0, 1, 0, 1, 0, 1 )</td>
<td>0, 1, 0, 1, 0, 1</td>
</tr>
<tr>
<td>6</td>
<td>( 0, 1, 1, 0, 1, 0 )</td>
<td>0, 1, 1, 0, 1, 0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>m</th>
<th>( f )</th>
<th>Linear-Input Circuit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>( 0, 1, 1, 0, 1, 0 )</td>
<td>0, 1, 1, 0, 1, 0</td>
</tr>
<tr>
<td>2</td>
<td>( 1, 0, 1, 1, 1, 0 )</td>
<td>1, 0, 1, 1, 1, 0</td>
</tr>
<tr>
<td>3</td>
<td>( 0, 1, 0, 1, 0, 1 )</td>
<td>0, 1, 0, 1, 0, 1</td>
</tr>
<tr>
<td>4</td>
<td>( 1, 0, 1, 1, 1, 0 )</td>
<td>1, 0, 1, 1, 1, 0</td>
</tr>
<tr>
<td>5</td>
<td>( 0, 1, 0, 1, 0, 1 )</td>
<td>0, 1, 0, 1, 0, 1</td>
</tr>
<tr>
<td>6</td>
<td>( 0, 1, 1, 0, 1, 0 )</td>
<td>0, 1, 1, 0, 1, 0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>m</th>
<th>( f )</th>
<th>Linear-Input Circuit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>( 0, 1, 1, 0, 1, 0 )</td>
<td>0, 1, 1, 0, 1, 0</td>
</tr>
<tr>
<td>2</td>
<td>( 1, 0, 1, 1, 1, 0 )</td>
<td>1, 0, 1, 1, 1, 0</td>
</tr>
<tr>
<td>3</td>
<td>( 0, 1, 0, 1, 0, 1 )</td>
<td>0, 1, 0, 1, 0, 1</td>
</tr>
<tr>
<td>4</td>
<td>( 1, 0, 1, 1, 1, 0 )</td>
<td>1, 0, 1, 1, 1, 0</td>
</tr>
<tr>
<td>5</td>
<td>( 0, 1, 0, 1, 0, 1 )</td>
<td>0, 1, 0, 1, 0, 1</td>
</tr>
<tr>
<td>6</td>
<td>( 0, 1, 1, 0, 1, 0 )</td>
<td>0, 1, 1, 0, 1, 0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>m</th>
<th>( f )</th>
<th>Linear-Input Circuit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>( 0, 1, 1, 0, 1, 0 )</td>
<td>0, 1, 1, 0, 1, 0</td>
</tr>
<tr>
<td>2</td>
<td>( 1, 0, 1, 1, 1, 0 )</td>
<td>1, 0, 1, 1, 1, 0</td>
</tr>
<tr>
<td>3</td>
<td>( 0, 1, 0, 1, 0, 1 )</td>
<td>0, 1, 0, 1, 0, 1</td>
</tr>
<tr>
<td>4</td>
<td>( 1, 0, 1, 1, 1, 0 )</td>
<td>1, 0, 1, 1, 1, 0</td>
</tr>
<tr>
<td>5</td>
<td>( 0, 1, 0, 1, 0, 1 )</td>
<td>0, 1, 0, 1, 0, 1</td>
</tr>
<tr>
<td>6</td>
<td>( 0, 1, 1, 0, 1, 0 )</td>
<td>0, 1, 1, 0, 1, 0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>m</th>
<th>( f )</th>
<th>Linear-Input Circuit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>( 0, 1, 1, 0, 1, 0 )</td>
<td>0, 1, 1, 0, 1, 0</td>
</tr>
<tr>
<td>2</td>
<td>( 1, 0, 1, 1, 1, 0 )</td>
<td>1, 0, 1, 1, 1, 0</td>
</tr>
<tr>
<td>3</td>
<td>( 0, 1, 0, 1, 0, 1 )</td>
<td>0, 1, 0, 1, 0, 1</td>
</tr>
<tr>
<td>4</td>
<td>( 1, 0, 1, 1, 1, 0 )</td>
<td>1, 0, 1, 1, 1, 0</td>
</tr>
<tr>
<td>5</td>
<td>( 0, 1, 0, 1, 0, 1 )</td>
<td>0, 1, 0, 1, 0, 1</td>
</tr>
<tr>
<td>6</td>
<td>( 0, 1, 1, 0, 1, 0 )</td>
<td>0, 1, 1, 0, 1, 0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>m</th>
<th>( f )</th>
<th>Linear-Input Circuit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>( 0, 1, 1, 0, 1, 0 )</td>
<td>0, 1, 1, 0, 1, 0</td>
</tr>
<tr>
<td>2</td>
<td>( 1, 0, 1, 1, 1, 0 )</td>
<td>1, 0, 1, 1, 1, 0</td>
</tr>
<tr>
<td>3</td>
<td>( 0, 1, 0, 1, 0, 1 )</td>
<td>0, 1, 0, 1, 0, 1</td>
</tr>
<tr>
<td>4</td>
<td>( 1, 0, 1, 1, 1, 0 )</td>
<td>1, 0, 1, 1, 1, 0</td>
</tr>
<tr>
<td>5</td>
<td>( 0, 1, 0, 1, 0, 1 )</td>
<td>0, 1, 0, 1, 0, 1</td>
</tr>
<tr>
<td>6</td>
<td>( 0, 1, 1, 0, 1, 0 )</td>
<td>0, 1, 1, 0, 1, 0</td>
</tr>
</tbody>
</table>
CONCLUSIONS

On the assumption that there are no restrictions on the total number of input turns to a magnetic core, linear-input circuits for the production of \( n \) variable symmetric functions have been developed which require no more than \( 1 + \lceil (n + 1)/2 \rceil \) cores. Logical design techniques for arbitrary switching functions have been developed which are based on primitive circuits. These are easy to use but they do not necessarily lead to the most economical circuits. A synthesis procedure based on linear programming plus inspection has been developed which leads to very economical circuits; but at present it is difficult to use. A table of all linear-input circuits of four variables verifies by exhaustion that the known bound on the number of cores required for \( n \) variable symmetric functions is met for any switching function for which \( n \leq 4 \).

ACKNOWLEDGMENT

In addition to E. L. Glaser and E. F. Moore, whose contributions have been mentioned, the author is greatly indebted to D. C. Condon, G. C. Arndt, Jr. and K. M. Beilstein. This paper is based on work done while the author was in the employ of the Burroughs Corporation, ElectroData Division, Pasadena, Calif.; and acknowledgment is made for permission to publish this work. Facilities and editorial assistance for the preparation of this paper were supplied by Stanford Research Institute, Menlo Park, Calif.

BIBLIOGRAPHY